

**INFORMATION DISCLOSURE  
STATEMENT BY APPLICANT**

 ATTY. DOCKET NO.  
2207/8609

 SERIAL NO.  
09/608,624

 APPLICANT:  
JOURDAN et al

 FILING DATE  
March 30, 2000

 GROUP  
Not assigned

**U. S. PATENT DOCUMENTS**


EXAMINER INITIAL	PATENT NUMBER	PATENT DATE	NAME	
<i>AS</i>	5,381,533	Jan. 10, 1995	Peleg et al	

**FOREIGN PATENT DOCUMENTS**


EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS/ SUBCLASS	TRANSLATION	
					YES	NO

**OTHER DOCUMENTS**

EXAMINER INITIAL	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
<i>AS</i>	Black et al, "The Block-Based Trace Cache", Proceedings of The 26 <sup>th</sup> Int'l. Symposium on Computer Architecture, May 2-4, 1999, Atlanta, Georgia
<i> </i>	Conte et al, "Optimization of Instruction Fetch Mechanisms for High Issue Rates", Proceedings of The 22 <sup>nd</sup> Annual Int'l. Symposium on Computer Architecture, June 22-24, 1995, Santa Margherita Ligure, Italy
<i> </i>	Dutta et al, "Control Flow Prediction with Tree-Like Subgraphs for Superscalar Processors", Proceedings of The 28 <sup>th</sup> Int'l. Symposium on Microarchitecture, Nov. 29-Dec. 1, 1995, Ann Arbor, Michigan
<i> </i>	Friendly et al, "Alternative Fetch and Issue Policies for the Trace Cache Fetch Mechanism", Proceedings of The 30 <sup>th</sup> Annual IEEE/ACM Int'l. Symposium on Microarchitecture, Dec. 1-3, 1997, Research Triangle Park, North Carolina
<i> </i>	Intrater et al, "Performance Evaluation of a Decoded Instruction Cache for Variable Instruction-Length Computers", Proceedings of The 19 <sup>th</sup> Annual Int'l. Symposium on Computer Architecture, May 19-21, 1992, Gold Coast, Australia
<i>HS</i>	Jacobson et al, "Path-Based Next Trace Prediction", Proceedings of The 30 <sup>th</sup> Annual Int'l. Symposium on Microarchitecture, Dec. 1-3, 1997, Research Triangle Park, North Carolina
EXAMINER	DATE CONSIDERED
<i>Verny Jari</i>	<i>6/30/03</i>
EXAMINER: Initial if citation is considered, whether or not citation is in conformance with M.P.E.P. 609, strike out citation if not in conformance and not considered. Include copy of this form with next communication to applicant.	



<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b>	ATTY. DOCKET NO. 2207/8609	SERIAL NO. 09/608,624
	APPLICANT: JOURDAN et al	
	FILING DATE March 30, 2000	GROUP Not assigned

**U. S. PATENT DOCUMENTS**


EXAMINER INITIAL	PATENT NUMBER	PATENT DATE	NAME	

**FOREIGN PATENT DOCUMENTS**

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS/ SUBCLASS	TRANSLATION	
					YES	NO

**OTHER DOCUMENTS**

EXAMINER INITIAL	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
12	McFarling, Scott, "Combining Branch Predictors", June 1993, WRL Technical Note TN-36, Digital Western Research Laboratory, Palo Alto, California
	Michaud et al, "Exploring Instruction-Fetch Bandwidth Requirement in Wide-Issue Superscalar Processors", Proceedings of The 1999 Int'l. Conference on Parallel Architectures and Compilation Techniques, Oct. 12-16, 1999, Newport Beach, California
	Patel et al, "Improving Trace Cache Effectiveness with Branch Promotion and Trace Packing", Proceedings of The 25 <sup>th</sup> Annual Int'l. Symposium on Computer Architecture, June 27-July 1, 1998, Barcelona, Spain
	Reinman et al, "A Scalable Front-End Architecture for Fast Instruction Delivery", Proceedings of The 26 <sup>th</sup> Int'l. Symposium on Computer Architecture, May 2-4, 1999, Atlanta, Georgia
	Rotenberg et al, "Trace Cache: A Low Latency Approach to High Bandwidth Instruction Fetching", Proceedings of The 29 <sup>th</sup> Annual IEEE/ACM Int'l. Symposium on Microarchitecture, MICRO-29, Dec. 2-4, 1996, Paris, France
	Seznec et al, "Multiple-Block Ahead Branch Predictors", Proceedings of The 7 <sup>th</sup> Int'l. Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 1-4, 1996, Cambridge, United States
12	Yeh et al, "Increasing the Instruction Fetch Rate via Multiple Branch Prediction and a Branch Address Cache", Proceedings of The 7 <sup>th</sup> Int'l. Conference on Supercomputing, July 1993
EXAMINER	DATE CONSIDERED
<i>Henry Tran</i>	6/30/03
EXAMINER: Initial if citation is considered, whether or not citation is in conformance with M.P.E.P. 609, strike out citation if not in conformance and not considered. Include copy of this form with next communication to applicant.	

<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b> 	<b>ATTY. DOCKET NO.</b> 2207/8609	<b>SERIAL NO.</b> 09/608,624
	<b>APPLICANT:</b> JOURDAN et al	
	<b>FILING DATE</b> June 30, 2000	<b>GROUP</b> 2771


**U. S. PATENT DOCUMENTS**

EXAMINER INITIAL	PATENT NUMBER	PATENT DATE	NAME	

**FOREIGN PATENT DOCUMENTS**

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS/ SUBCLASS	TRANSLATION	
					YES	NO

**OTHER DOCUMENTS**

EXAMINER INITIAL	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
219	Jourdan et al, "eXtended Block Cache", Intel Corporation, Intel Israel, Haifa, 31015, Israel, pages 1-10
	<b>RECEIVED</b>
	MAY 15 2001
	Technology Center 2600
EXAMINER	
	DATE CONSIDERED 6/30/03
EXAMINER: Initial if citation is considered, whether or not citation is in conformance with M.P.E.P. 609, strike out citation if not in conformance and not considered. Include copy of this form with next communication to applicant.	